InfoSAR Logo

Knowledge from data

 

Home
Company Information Services
Products
Case Studies
Links
Contacts

Design of a Real-time High Quality SAR Processor

Presented at SPIE (Orlando, Florida) 1994.

Cite this paper as:

Gordon Pryde, Keith Beckett, L. M. Delves, Chris Oliver and Richard White,
`Design of a real-time high quality SAR processor',
in Algorithms for Synthetic Aperture Radar Imagery, edited by D. A. Giglio,
Proc. SPIE 2230 (1994) pp148-159.

Abstract

Research at the DERA, Malvern, has resulted in a series of algorithms which are capable of yielding focused, undistorted SAR imagery. Unfortunately these can only be implemented in a fraction of a percent of real-time on a standard workstation. In parallel with the algorithm development, therefore, has been research into a real-time implementation on a parallel computer (the Meiko CS1). This paper outlines the principles behind the software architecture design to achieve the desired speed. Processing functions considered include: initial motion compensation (based on accelerometer data), autofocus with phase correction, final processing and an intensity segmentation stage. Real-time processing rates of about 10 MBytes/s are now routinely achieved. We indicate the compromises between processor power, available local memory and communications bandwidth needed to achieve real-time operation. Detailed timings derived from the implementation will be presented together with a discussion of the manner in which this could be varied for different SAR configurations.
 
 
 

Home | Company Information | Services | Products | Case Studies | Links | Contacts
Copyright © InfoSAR Limited